

Practical Experience Report

A TALE OF TWO INJECTORS: END-TO-END COMPARISON OF IR-LEVEL AND ASSEMBLY-LEVEL FAULT INJECTION


Lucas Palazzi

Co-authors: Guanpeng Li, Bo Fang, and Karthik Pattabiraman

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
THE UNIVERSITY OF BRITISH COLUMBIA



MOTIVATION: SOFT ERRORS



**Becoming
more common
in processors**



SOFT ERROR OUTCOMES

1. Benign error
2. Crash
3. Silent data corruption (SDC)



SOFT ERROR OUTCOMES

1. Benign error
2. Crash
3. Silent data corruption (SDC) * e.g., integer sort program


Error-free program output:

1, 4, 6, 8, 10


SDC program output:

6, 4, 1, 8, 10


FAULT INJECTION



FI AT DIFFERENT LEVELS OF ABSTRACTION



SOFTWARE-IMPLEMENTED FI (SWiFI)





CODE COMPILATION EXAMPLE

C Source

```
int mult() {  
  
    int a = 5;  
    int b = 3;  
    int c = a * b;  
  
    return c;  
}
```


LLVM IR

```
define i32 @mult() #0 {  
    %a = alloca i32, align 4  
    %b = alloca i32, align 4  
    %c = alloca i32, align 4  
    store i32 5, i32* %a, align 4  
    store i32 3, i32* %b, align 4  
    %1 = load i32* %a, align 4  
    %2 = load i32* %b, align 4  
    %3 = mul nsw i32 %1, %2  
    store i32 %3, i32* %c, align 4  
    %4 = load i32* %c, align 4  
    ret i32 %4  
}
```


x86 Assembly

```
mult:  
    .cfi_startproc  
# BB#0:  
    pushq    %rbp  
.Ltmp2:  
    .cfi_def_cfa_offset 16  
.Ltmp3:  
    .cfi_offset %rbp, -16  
    movq    %rsp, %rbp  
.Ltmp4:  
    .cfi_def_cfa_register %rbp  
    movl    $5, -4(%rbp)  
    movl    $3, -8(%rbp)  
    movl    -4(%rbp), %eax  
    imull   -8(%rbp), %eax  
    movl    %eax, -12(%rbp)  
    movl    -12(%rbp), %eax  
    popq    %rbp  
    ret  
.Ltmp5:  
    .size   mult, .Ltmp5-mult  
    .cfi_endproc
```


TRADE-OFFS OF DIFFERENT SWIFI TECHNIQUES




TRADE-OFFS OF DIFFERENT SWiFI TECHNIQUES



① Assembly-level FI


TRADE-OFFS OF DIFFERENT SWiFI TECHNIQUES



① Assembly-level FI


② IR-level FI

TRADE-OFFS OF DIFFERENT SWiFI TECHNIQUES



[1] Wei et al. DSN'14.


TRADE-OFFS OF DIFFERENT SWiFI TECHNIQUES



[1] Wei et al. DSN'14.

[2] Georgakoudis et al. SC'17.

TRADE-OFFS OF DIFFERENT SWiFI TECHNIQUES



① Assembly-level FI

② IR-level FI

A DSN14 [1]

B SC17 [2]

[1] Wei et al. DSN'14.

[2] Georgakoudis et al. SC'17.

PRIOR WORK: SUMMARY



¹ <https://github.com/DependableSystemsLab/LLFI>

² <https://github.com/DependableSystemsLab/PINFI>



PRIOR WORK: SUMMARY

- Both studies use **LLFI**¹ (IR-level) and **PINFI**² (assembly-level)
 - SC17 uses a *modified* version of PINFI

¹ <https://github.com/DependableSystemsLab/LLFI>

² <https://github.com/DependableSystemsLab/PINFI>



PRIOR WORK: SUMMARY

- Both studies use **LLFI**¹ (IR-level) and **PINFI**² (assembly-level)
 - SC17 uses a *modified* version of PINFI
- **DSN14** (*Wei et al.*)
 - LLFI is as accurate as PINFI for measuring SDC probabilities

¹ <https://github.com/DependableSystemsLab/LLFI>

² <https://github.com/DependableSystemsLab/PINFI>

PRIOR WORK: SUMMARY

- Both studies use **LLFI**¹ (IR-level) and **PINFI**² (assembly-level)
 - SC17 uses a *modified* version of PINFI
- **DSN14** (*Wei et al.*)
 - LLFI is as accurate as PINFI for measuring SDC probabilities
- **SC17** (*Georgakoudis et al.*)
 - LLFI is **not** as accurate as PINFI, even for SDCs
 - Attributed differences to limitations of LLFI (e.g., back-end optimizations)

¹ <https://github.com/DependableSystemsLab/LLFI>

² <https://github.com/DependableSystemsLab/PINFI>

RESEARCH QUESTIONS



RESEARCH QUESTIONS



1. Why does prior work come to contradictory findings?



RESEARCH QUESTIONS

1. Why does prior work come to contradictory findings?

2. What is the accuracy of IR-level FI compared to assembly-level FI?
 - 2.1 SDCs
 - 2.2 Crashes



RESEARCH QUESTIONS

1. Why does prior work come to contradictory findings?

2. What is the accuracy of IR-level FI compared to assembly-level FI?

2.1 SDCs


2.2 Crashes

PRIOR WORK ANALYSIS: DSN14 VS. SC17






PRIOR WORK ANALYSIS: DSN14 VS. SC17



¹ <https://github.com/DependableSystemsLab/PINFI>

² <https://github.com/DependableSystemsLab/LLFI>


PRIOR WORK ANALYSIS: DSN14 VS. SC17



¹ <https://github.com/DependableSystemsLab/PINFI>

² <https://github.com/DependableSystemsLab/LLFI>

PRIOR WORK ANALYSIS: DSN14 VS. SC17




¹ <https://github.com/DependableSystemsLab/PINFI>

² <https://github.com/DependableSystemsLab/LLFI>

PRIOR WORK ANALYSIS: DSN14 VS. SC17

SDC Probability



LLFI

Official version used by both DSN14 and SC17


PINFI

Official version hosted on GitHub



PRIOR WORK ANALYSIS: DSN14 VS. SC17

SDC Probability



LLFI

Official version used by both DSN14 and SC17

PINFI-v1


Official version hosted on GitHub (same as DSN14)

PINFI-v2

Modified version used in SC17 (publicly available)


BIT-SAMPLING METHODOLOGY

e.g., x86 double-precision floating-point instructions (`addsd`, `mulsd`, etc.)




BIT-SAMPLING METHODOLOGY

e.g., x86 double-precision floating-point instructions (`addsd`, `mulsd`, etc.)



BIT-SAMPLING METHODOLOGY


e.g., x86 double-precision floating-point instructions (`addsd`, `mulsd`, etc.)



BIT-SAMPLING METHODOLOGY

e.g., x86 double-precision floating-point instructions (`addsd`, `subsd`, `mulsd`, `divsd`)


PINFI-v1
(DSN14)



BIT-SAMPLING METHODOLOGY

e.g., x86 double-precision floating-point instructions (addsd, ...)


PINFI-v2
(SC17)





PRIOR WORK ANALYSIS: DSN14 VS. SC17

SDC Probability



LLFI

Official version used by both DSN14 and SC17

PINFI-v1


Official version hosted on GitHub (same as DSN14)

PINFI-v2

Version used in SC17 (publicly available)

PRIOR WORK ANALYSIS: DSN14 VS. SC17

SDC Probability



LLFI

Official version used by both DSN14 and SC17

PINFI-v1

Official version hosted on GitHub (same as DSN14)

PINFI-v2

Version used in SC17 (publicly available)

PINFI-v3


PINFI-v1, modified to match bit-sampling methodology of PINFI-v2

WHY DOES THIS MATTER?

- Affects results significantly
- Depends on desired fault model

Important to stay consistent in comparison studies!

“*fault sensitivity*” [1] vs “*error sensitivity*” [2]



RESEARCH QUESTIONS

1. Why does prior work come to contradictory findings?

An invalid comparison in SC17 due to an inconsistent bit-sampling model

2. What is the accuracy of IR-level FI compared to assembly-level FI?

2.1 SDCs:

2.2 Crashes:

RESEARCH QUESTIONS

1. Why does prior work come to contradictory findings?

An invalid comparison in SC17 due to an inconsistent bit-sampling model

2. What is the accuracy of IR-level FI compared to assembly-level FI?

2.1 SDCs:

2.2 Crashes:




END-TO-END EVALUATION

- **Extensive FI comparison study** (LLFI vs. PINFI)
- **25 benchmarks** (incl. most from DSN14 and SC17)
- **4 LLVM optimization levels** (-O0, -O1, -O2, -O3)
- **Three statistical tests** (linear reg., t-test, Spearman's rank)

Are IR-level SDC/crash probability measurements accurate?

LINEAR REGRESSION ANALYSIS




**Ideal case:
Linear equation $y = x$**


LINEAR REGRESSION ANALYSIS




Program SDC Probabilities at -O3




Program Crash Probabilities at -O3



OVERALL FINDINGS




OVERALL FINDINGS



Findings are consistent with DSN14 results

OVERALL FINDINGS



Findings are consistent with DSN14 results



WHAT ABOUT CRASHES?

- Back-end optimizations
- Memory operations (e.g., register allocation)
- Predominant source of crashes: **segmentation faults** [Fang et al., DSN16]


WHAT ABOUT CRASHES?

- Back-end optimizations
- Memory operations (e.g., register allocation)
- Predominant source of crashes: **segmentation faults** [Fang et al., DSN16]

```
vmovss (%rsi),%xmm5
```




Memory map




WHAT ABOUT CRASHES?

- Back-end optimizations
- Memory operations (e.g., register allocation)
- Predominant source of crashes: **segmentation faults** [Fang et al., DSN16]



WHAT ABOUT CRASHES?

- Back-end optimizations
- Memory operations (e.g., register allocation)
- Predominant source of crashes: **segmentation faults** [Fang et al., DSN16]





RESEARCH QUESTIONS

1. Why does prior work come to contradictory findings?

An invalid comparison in SC17 due to an inconsistent bit-sampling model

2. What is the accuracy of IR-level FI compared to assembly-level FI?

2.1 SDCs: IR-level FI is accurate across all optimization levels

2.2 Crashes: IR-level FI is *not* accurate; accuracy gets worse with optimizations



RESEARCH QUESTIONS

1. Why does prior work come to contradictory findings?

An invalid comparison in SC17 due to an inconsistent bit-sampling model

2. What is the accuracy of IR-level FI compared to assembly-level FI?

2.1 SDCs: IR-level FI is accurate across all optimization levels

2.2 Crashes: IR-level FI is *not* accurate; accuracy gets worse with optimizations




FUTURE WORK

- Extending comparison to other platforms (e.g., ARM)
- Evaluate accuracy across individual optimizations
- Improve accuracy of IR-level FI for crashes


FUTURE WORK

- Extending comparison to other platforms (e.g., ARM)
- Evaluate accuracy across individual optimizations
- Improve accuracy of IR-level FI for crashes

(a) LLFI estimations



(b) ML estimations





SUMMARY OF CONTRIBUTIONS

- Settled confusion on accuracy of IR-level FI (DSN14 vs SC17)
- Highlight the importance of clearly defining FI parameters
- Re-establish confidence in IR-level FI for SDCs
- Quantify accuracy (SDCs/crashes) across optimization levels



SUMMARY OF CONTRIBUTIONS

- Settled confusion on accuracy of IR-level FI (DSN14 vs SC17)
- Highlight the importance of clearly defining FI parameters
- Re-establish confidence in IR-level FI for SDCs
- Quantify accuracy (SDCs/crashes) across optimization levels

Thank you!
lpalazzi@ece.ubc.ca

Data and tools are publicly available: <https://github.com/DependableSystemsLab/ISSRE19/>



THE UNIVERSITY OF BRITISH COLUMBIA