CPSC 320: Intermediate Algorithm Design and Analysis

Schedule transformation example

Schedule transformation example

Theorem:

If S is a reduced schedule that is the same as S_{FF} for the first j requests, then there is a reduced schedule S' that is the same as S_{FF} for the first j+1 requests, and incurs no more misses than S.

Case 1: item is already in the cache

Request	S _{FF}		S		S'	
	Action	Cache	Action	Cache	Action	Cache
After j requests		afie		afie		afie
i	None	afie	None	afie	None	afie

(j+1)st request

CPSC 320 - 2017W T2

Case 2: S evicts the same item as S_{FF}

Request	S _{FF}		S		S'	
	Action	Cache	Action	Cache	Action	Cache
After j requests		afce		a f c e		afce
i 🔻	Evict e Read i	a f c i	Evict e Read i	a f c i	Evict e Read i	a f c i

(j+1)st request

CPSC 320 - 2017W T2

Case 3a: S evicts a different item from S_{FF}

Request	S _{FF}		S		S'	
	Action	Cache	Action	Cache	Action	Cache
After j requests		a f c e		a f c e		a f c e
i	Evict e Read i	a f c i	Evict f Read i	a i c e	Evict e Read i	a f c i
а				a i c e		a f c i
b			Evict c Read b	a i b e	Evict c Read b	a f b i
d			Evict a Read d	d i b e	Evict a Read d	d f b i
f			Evict e Read f	dibf		d f b i

CPSC 320 – 2017W T2

The caches are now back in sync

Case 3b: S evicts a different item from S_{FF}

Request	S _{FF}		S		S'	
	Action	Cache	Action	Cache	Action	Cache
After j requests		a f c e		a f c e		afce
i	Evict e Read i	a f c i	Evict f Read i	a i c e	Evict e Read i	a f c i
а				a i c e		a f c i
b			Evict c Read b	a i b e	Evict c Read b	a f b i
d			Evict a Read d	d i b e	Evict a Read d	d f b i
У			Evict e Read y	diby	Evict f Read y	dybi

CPSC 320 – 2017W T2

The caches are now back in sync

these behave the same

Case 3c: S evicts a different item from $S_{\rm FF}$

Request	S _{FF}		S		S'	
	Action	Cache	Action	Cache	Action	Cache
After j requests		a f c e		afce		afce
i	Evict e Read i	a f c i	Evict f Read i	a i c e	Evict e Read i	a f c i
а				a i c e		a f c i
b			Evict c Read b	a i b e	Evict c Read b	a f b i
d			Evict a Read d	d i b e	Evict a Read d	d f b i
f			Evict i Read f	dfbe	Evict i Read e	dfbe

CPSC 320 – 2017W T2

The caches are now back in sync

these behave the same