

Evaluating the Error Resilience of Parallel Programs

Bo Fang , Karthik Pattabiraman, Matei Ripeanu, *The University of British Columbia* Sudhanva Gurumurthi *AMD Research*



Reliability trends

- The soft error rate per chip will continue to increase [Constantinescu, Micro o3; Shivakumar, DSN o2]
- ASC Q Supercomputer at LANL encountered 27.7 CPU failures per week [Michalak, IEEE transactions on device and materials reliability 05]



Goal





Previous Study on GPUs

 Understand the error resilience of GPU applications by building a methodology and tool called GPU-Qin [Fang, ISPASS 14]



Benchmarks



Operations and Resilience of GPU Applications

Operations	Benchmarks	Measured SDC
Comparison-based	MergeSort	6%
Bit-wise Operation	HashGPU, AES	25% - 37%
Average-out Effect	Stencil, MONTE	1% - 5%
Graph Processing	BFS	10%
Linear Algebra	Transpose, MAT, MRI-Q, SCAN-block, LBM, SAD	15% - 38%



This paper: OpenMP programs





Evaluate the error resilience

- Naïve approach:
 - Randomly choose thread and instruction to inject
 - NOT working: biasing the FT design
- Challenges:
 - C1: exposing the thread model
 - C2: exposing the program structure



Methodology

- Controlled fault injection: fault injection in master and slave threads separately (C1)
 - Integrate with the thread ID
- Identify the boundaries of segments (c2)
 - Identify the range of the instructions for each segment by using source-code to instructionlevel mapping
- LLVM IR level (assembly-like, yet captures the program structure)



LLFI and our extension





Fault Model

- Transient faults
- Single-bit flip
 - No cost to extend to multiple-bit flip
- Faults in arithmetic and logic unit(ALU), floating point Unit (FPU) and the load-store unit(LSU, memory-address computation only).
- Assume memory and cache are ECC protected; do not consider control logic of processor (e.g. instruction scheduling mechanism)



Characterization study

- Intel Xeon CPU X5650 @2.67GHz
 - 24 hardware cores
- Outcomes of experiment:
 - Benign: correct output
 - *Crash*: exceptions from the system or application
 - Silent Data Corruption (SDC): incorrect output
 - Hang: finish in considerably long time
- 10,000 fault injection runs for each benchmark (to achieve < 1% error bar)



Details about benchmarks

8 Applications from Rodinia benchmark suite

Benchmark	Acronym
Bread-first-search	bfs
LU Decomposition	lud
K-nearest neighbor	nn
Hotspot	hotspot
Needleman-Wunsch	nw
Pathfinder	pathfinder
SRAD	srad
Kmeans	kmeans



Difference of SDC rates



Biggest: 16% in pathfinder; Average: 7.8%

Differentiating between program

 Faults occur in each of the program segments



Mean and standard deviation of SDC rates for each segment

Segment	Input Processing	Pre- algorithm	Parallel Segment	Post- algorithm	Output processing
Number of applications	6	2	7	2	5
Mean	28.6%	20.3%	16.1%	27%	42.4%
Standard Deviation	11%	23%	14%	13%	5%

Output processing has the highest mean SDC rate, and also the lowest standard deviation

Grouping by operations

Operations	Benchmarks	Measured SDC	Operations	Measured SDC
Comparison- based	nn nw/	6		
Grid computation	 Comparis 	% - 37%		
Average-out Effect	operation both case	ó - 5%		
Graph Processing	 Linear alg which are 	%		
Linear Algebra	give the h	% - 38%		

Future work

Operations	Benchmarks	Measured SDC	Operations	Measured SDC
Comparison- based	nn, nw	less than 1%	Comparison- based	6%
Grid computation	hotspot, srad	23%	Bit-wise Operation	25% - 37%
Average-out Effect	kmeans	4.2%	Average-out Effect	1% - 5%
Graph Processing	bfs, pathfinder	9% ~ 10%	Graph Processing	10%
Linear Algebra	lud	44%	Linear Algebra	15% - 38%

- Understand variance and investigate more applications
- Compare CPUs and GPUs
 - Same applications
 - Same level of abstraction



Conclusion

- Error resilience characterization of OpenMP programs needs to take into account the thread model and the program structure.
- Preliminary support for our hypothesis that error resilience properties do correlate with the algorithmic characteristics of parallel applications.
 Project website:

http://netsyslab.ece.ubc.ca/wiki/index.php/FTHPC



Backup slide

SDC rates converge

